

Register Transfer Extractor

Product Information (Change without notice)

J. Blödel
R. W. Hartenstein
M. Riedmüller

Forschungsgruppe für Rechnerstrukturen und Techn. Informatik
(Research Group on Computer Structures and Design Sciences)

Kaiserslautern University
Fachbereich für Informatik
(Computer Science Department)
P.O. Box 3049

D-6750 Kaiserslautern, F.R.G.

phone : +49 (631) 205 - 2606
home: +49 (7251) 3575 or: +49 (6306) 545
telefax : +49 (631) 205 -3200
telex : 04 - 5627 uniki d
e-mail : abakus%uklirb@unido.uucp

REX And EDIF

EDIF is a new interchange format for electronic design data and design information. It supports design hierarchy, as well as different abstraction levels (views). EDIF has been accepted as an EIA interim standard and as an ANSI Standard.

REX is a new Register Transfer Extractor, with EDIF format input and output interface. The REX system performs a two step transformation from physical mask layout data up to hierarchical register transfer netlist data.

- accepts layout data (view masklayout)
- generates netlist data (view netlist)


REX is not only a design verification tool, it can be used for:

- Design Tool Validation
- Logic Minimization
- Electrical Rules Check

Features Of REX

- shifts verification from gate level up to RT-level
- REX output can be translated into KARL-III* descriptions for simulation using test patterns automatically generated from the KARL specification
- common input/output interface is the new EDIF format
- technology independent
- extracted KARL-III* descriptions can be compared to KARL-III specifications by the Verena** verifier

The Role Of REX In The Design Process



Our approach shifts digital design verification from circuit level up to RT-level and thus closes a large gap in the design cycle.

Availability, System Requirements

REX is currently available for VAX™ or MicroVax™ under VMS™ or μVMS™ version 4.0 or later. For large designs we recommend to use a main memory of at least 8 MB.

License

- The standard license agreement allows the use of the PAGE system on on CPU only.
- Attractive site licenses offered upon request.
- Substantial discount for educational and non-profit research institutions.
- Programs developed with the PAGE system may be distributed without any charge, even if they include (parts of) the utility modules in object form.

Support / Maintenance / Updates

- currently no warranty offered by license agreement
- phone hot line service provided during office hours
- user group Organisation
- free updates upon request
- info on updates and new versions will be mailed to users

Limitations Of The β -Version

- uses EDIF version 110 including special user extensions
- please, ask for 200 version
- permutability conflicts may occur
- directly connected ports of a cell (feed thru) are not allowed in the current version

Product Packaging

The REX system is delivered on standard 9-track (1600 bpi) tape.

TM VAX and VMS are trademarks of Digital Equipment Corporation

• The KARL-III System and its language has been developed by Prof. R. Hartenstein and his group, Kaiserslautern University, F.R.G.

** The Verena equivalence proofer has been developed by Prof. W. Grass and his group, Passau University, F.R.G.