Prof. Dr.-Ing. Reiner Hartenstein

FPL page
 

IEEE fellow
SDPS fellow
FPL fellow      

Reiner Hartenstein
 

Reinvent Computing Evangelist
High Performance Reconfigurable Computing

Homepage | Unversity page | CV
Reconfigurable Supercomputing
|

Logo TU Kaiserslautern



Co-organizer of the FPL conference series

FPL is the oldest conference on  Reconfigurable Computing     http://fpl.org/h/    http://www.fpl.uni-kl.de/fpl/

Founder of the PATMOS conference series (a spin-off of the PATMOS project): see PATMOS page.    [x]           [x]

Projects:PATMOS project, CVT projectCVS project  E-I.S. Projekt  the KARL language

Offices:

Kaiserslautern   Karlsruhe

Impressum

next PATMOS conference:

http://fpl.org/p/

next FPL conference:

http://fpl.org

What means "FPL" oder "FPGA" ?

FPL     = Field-Programmable Logic

FPGA = Field-Programmable Gate Arrays

What is an "FPGA" ?  See:

http://en.wikipedia.org/wiki/Field-programmable_gate_array

Was heißt "FPL" or "FPGA" ?

FPL     = Feld-programmierbare Logik

FPGA = Feld-programmierbare Gatter-Anordnung

Was ist  ein "FPGA" ?  Siehe: http://de.wikipedia.org/wiki/Field_Programmable_Gate_Array